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Abstract. Multi-gate FET, e.g. FinFET devices are the
most promising contenders to replace bulk FETs in sub-
45nm CMOS technologies due to their improved sub thresh-
old and short channel behavior, associated with low leak-
age currents. The introduction of novel gate stack materials
(e.g. metal gate, high-k dielectric) and modiﬁed device archi-
tectures (e.g. fully depleted, undoped ﬁns) affect the analog
device properties signiﬁcantly. First measurements indicate
enhanced intrinsic gain (gm/gDS) and promising matching
behavior of FinFETs. The resulting beneﬁts regarding the
speed-accuracy-power trade-off in analog circuit design will
be shown in this work. Additionally novel device speciﬁc
effects will be discussed. The hysteresis effect caused by
charge trapping in high-k dielectrics or self-heating due to
the high thermal resistor of the BOX isolation are possible
challenges for analog design in these emerging technologies.
To gain an early assessment of the impact of such parasitic
effects SPICE based models are derived and applied in ana-
log building blocks.
1 Introduction
Scaling limitations of standard planar bulk CMOS technolo-
gies such as short channel effects or leakage currents en-
force the introduction of new device concepts like silicon-
on-insulator (SOI) and/or multi-gate transistors.
Especially 3-dimensional FinFET devices as shown in
Fig. 1 offer a large variety of interesting features. Here
the transistor consists of vertical (fully-depleted) Si ﬁns
on a buried oxide (BOX), surrounded by the gate stack.
The channel width per ﬁn of this tri-gate device results in
W=2Hﬁn+Wﬁn. FinFET devices combine the advantages of
fully depleted (FD) SOI devices with the features of a multi-
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gate device. So they show low short channel effects (SCE),
however the requirements on the Si layer thickness (i.e. the
ﬁn height) on top of the BOX are relaxed compared to planar
(single-gate) FD devices. On the other hand the ﬁn width has
to be chosen as small as possible (Wﬁn≤2/3Lmin) to keep the
short channel effects under control, (Colinge, 2004). Using
small ﬁn pitches (i.e. ≤2Hﬁn+Wﬁn) enables comparable or
even higher area efﬁciency in terms of the current per device
width ratio. Table 2 shows an example for a prototype Fin-
FET technology, targeting a 45nm LP process, (Schulz et al.,
2005).
Of course also novel process features can be implemented
in a FinFET technology. Metal gates eliminate poly deple-
tion effects and enable undoped Si ﬁns. HALO implants are
no longer necessary due to the low SCE. High-k dielectrics
can be used to reduce gate tunneling currents while bringing
up other new issues such as increased ﬂicker noise or reduced
mobility. The introduction of these new materials and device
concepts implicates changes in analog transistor characteris-
tics as output resistance or matching behavior. Sect. 2 covers
the basic analog transistor properties of FinFETs compared
to standard bulk devices. Also their speciﬁc impact on circuit
design is discussed. New materials and device architectures
cause also new effects, such as transient variations in transis-
tor current due to self heating or charge trapping. In Sect. 3
these effects are shown, concerning their impact on transis-
tor behavior, modeling aspects and their inﬂuence on analog
circuits.
2 Analog device properties and impact on circuit design
The feasibility of digital and analog multi-gate circuits has
already been proven, (Knoblinger et al., 2005; Pacha et al.,
2006). But these circuits do not take advantage of special
multi-gate device features, as discussed in this section. The
FinFET devices presented here are based on the technology
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Fig. 1. Schematic X-section (a) and TEM image (b) of FinFET.
Table 1. Example for FinFET technology.
Technology features
Wﬁn [nm] 30
Hﬁn [nm] 60
Lmin [nm] 45
Gate electrode TiSiN
Dielectric HfSiON
Fin doping [cm−3] 1015
Electrical features NMOS PMOS
Lgate [nm] 60 60
VDD [V] 1.0 1.0
ION [µA/µm] 560 330
IOFF [nA/µm] 1.4 0.027
S [mV/dec] 69 72
DIBL [mV] 46 44
shown in Table 2, the bulk devices are based on a comparable
45nm process.
2.1 Small signal parameters
The transconductance gm and the output conductance gDS
are the basic DC transistor properties that determine the per-
formance of analog circuits. Figure 2.1 compares gm of Fin-
FET and bulk nFET at VGS=VT+200mV and VDS=VDD.
The gm of the FinFET is reduced for short channel lengths
up to 30%. This is attributed to the lowered mobility on the
rough ﬁn sidewall and the high resistance of the connection
from the source-drain landing pads to the active channel re-
gion under the gate. Lowered gm values implicate lowered
transit frequency values and decreased RF performance. A
possible solution for this issue is a selective epitaxial growth
(SEG) process to ﬁll the gaps between gate and source-drain
pads and to reduce the high source-drain resistance.
The output conductance of FinFETs is expected to be very
low due to the missing HALO implants. HALO implants
introduce an additional barrier at the drain side of the chan-
nel region that can be modulated by the drain-source volt-
age. This effect degrades signiﬁcantly the output resistance
of bulk devices in modern CMOS technologies. For a fair
comparison we use the intrinsic transistor gain deﬁned as
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Fig. 2. gm and gm/gds of bulk- and FinFET.
gm/gDS here. Figure 2.1 shows that the gain of the FinFET
is improved, despite the lower gm. For typical analog de-
vice dimensions the gain is about 2–10 times higher. Taking
gm and gDS into account we conclude that FinFETs are best
suited for low power analog circuits with frequencies below
10GHz.
2.2 Beneﬁts in speed-power trade-off
To investigate the beneﬁts of the improved intrinsic gain on
circuit level a standard two stage Miller compensated OTA is
simulated. Thefollowingspeciﬁcationsareused: DCvoltage
gain AV0≥50dB, gain bandwidth product GBW≥10MHz
for a 5pF capacitive load and a phase margin of 60◦. To com-
pare FinFET and bulk implementation a ﬁgure-of-merit is
deﬁned as gain bandwidth to power ratio: FOM=GBW/P.
The starting point of the comparison is a bulk design us-
ing only 3Lmin devices that fulﬁlls the given speciﬁcations.
This design is compared to a FinFET implementation us-
ing devices with the same channel length of 3Lmin. Due to
the high intrinsic transistor gain, the FinFET version shows
an improved voltage gain (about 30dB higher) and reaches
the same gain bandwidth product, see the Bode diagram in
Fig. 3.
As the speciﬁcations do not require such a high gain, the
FinFET implementation can use shorter channel lengths to
reach higher gm values. The improved gm can then be used to
enhance the gain bandwidth product or to decrease the power
consumption. Figure 3 shows two FinFET implementations
using devices with 1.4Lmin channel length. Both OTAs have
a voltage gain of around 50dB, while one is optimized for
high gain bandwidth and the other for low power. Table 2
shows the quantitative results of the comparison. Using the
improved output conductance the FOM of the FinFET imple-
mentation can be improved by about 30%, although the gm
is reduced.
2.3 Matching behavior
Random variations such as ﬂuctuations of channel/gate do-
pants, oxide charge or surface roughness lead to current mis-
match of nominal identical devices. In today’s CMOS tech-
nologies the mismatch of the threshold voltage VT is the
dominant effect. The variation of VT can be approximated
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Table 2. Characteristic values of different implementations.
Version 3 Lmin 3 Lmin 1.4 Lmin 1.4 Lmin
bulk FinFET FinFET FinFET
GBW [MHz] 10.8 10.6 14.7 10.4
AV0 [dB] 48.4 81.3 47.1 47.6
P [W] 53.2 55.6 56.8 41.9
FOM 0.203 0.191 0.259 0.248
Improvement – –6% +28% +22%
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Fig. 3. Bode diagram of different implementations.
as σVT =
AVT √
WL, (Pelgrom et al., 1989). AVT is a technology
constant proportional to the oxide thickness and the chan-
nel doping: AVT ∝ tox
4 √
ND. Thus metal gate FinFETs with
undoped body are expected to show good matching behavior.
This assumption can be proven by measurements as shown in
Fig. 4. Compared to bulk devices with poly gate, the match-
ing constant of FinFETs with metal gate amounts roughly to
the half. It is important to note that the matching behavior
degrades for very narrow ﬁns in the current state of technol-
ogy. Here other effects are dominant, e.g. the variations of
the source-drain resistance, gate misalignment or line edge
andsidewallroughness. Technologyoptimizationisstillnec-
essary. E.g. SEG could improve the matching behavior by
decreasing the source-drain resistance.
2.4 Beneﬁts in speed-accuracy-power trade-off
Of course matching is one of the most important device prop-
erties for analog circuit design. It can be shown that in many
cases the speed-accuracy-power trade-off is limited in gen-
eral by the matching behavior (Kinget and Steyaert, 1996):
Speed · Accuracy
Power
∝
1
CoxA2
VT
(1)
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/
m
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n − bulk FETs / poly gate
n − FinFET / metal gate
p − FinFET / metal gate
Fig. 4. Matching constant in different technology nodes (Gustin
et al., 2006; Parvais et al., 2006; Decoutere, 2006).
Obviously an improved matching constant AVT can be used
to reduce the area consumption or enhance the resolution
without the drawback of increased power consumption. As
concrete example for this relationship we use a current
source in a current steering DA converter. The DAC speciﬁ-
cations for resolution and yield determine the tolerable cur-
rent variation σ(I)
I of the current sources (van den Bosch
et al., 2001). These matching requirements can be converted
into area requirements:
WLcurrent source =
1
2

σ(I)
I
2
 
A2
β +
4A2
VT
(VGS − VT)2
!
(2)
Assuming that the mobility mismatch given by A2
β is negli-
gible compared to the VT mismatch, a reduction of AVT by
a factor of two enables a reduction of the current source area
by a factor of four.
3 Simulation of parasitic effects
Besides the beneﬁcial analog properties presented above,
FinFETs show some new effects that have to be considered
in the design of analog circuits. As example we discuss self
heating and charge trapping. Both effects lead to transient
variations of the transistor current and inﬂuence the behavior
of analog circuits.
3.1 Self heating – modeling and scaling behavior
The local temperature increase of active devices due to their
dissipated power is called self heating (SH). Important tran-
sistor parameters, e.g. VT or the mobility µ depend on the
temperature and thus on the dissipated power. For high val-
ues of VDS and VGS the reduction of the mobility is the dom-
inant effect, so the transistor current is decreased by SH. Self
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Fig. 5. Self heating equivalent circuit.
heating is more severe in SOI technologies due to the low
thermal conductivity of the surrounding oxide that acts as
thermal insulator. To quantify SH usually the thermal re-
sistance Rth is used. The time dependence of SH can be
described with the thermal capacitance Cth as shown in the
equivalent circuit model for a transistor with self heating in
Fig. 5. The equivalent circuit is based on electro-thermal
coupling: the dissipated power is sensed and applied to the
thermal RC network which determines the actual device tem-
perature which then again inﬂuences the transistor parame-
ters. To avoid complex measurements or device simulations
for the extraction of the thermal resistance, in (Bertolissi,
2004) an alternative approach is shown. Here a thermal net-
work of complex 3d FinFET structures is constructed based
on small building blocks where a analytic calculation of Rth
is possible. This model is used here to investigate the impact
of technology scaling on the thermal resistance. A scenario
with relaxed design rules is compared to a scaled technology
as shown in Fig. 6. Fin dimensions and pitch, metal/contact
dimensions and pitch as well as the BOX thickness are re-
duced. The thermal resistance of a test device with 2 ﬁns is
increased up to a factor of two in case on the scaled tech-
nology, although the density of contacts with high thermal
conductivity increases. So SH will become even more severe
in future SOI technologies.
3.2 Impact of self heating on analog circuit performance
Using the equivalent circuit model, the impact of SH on Fin-
FET circuits is investigated. Rth is obtained from simula-
tions as described above, Cth from measurement and de-
vice simulations (Molzer et al., 2006) revealing a time con-
stant of about 100ns and a maximum current reduction of
about 10%. First a single-ended two stage OTA as presented
above is analyzed in terms of it’s transient response. A sinu-
soidal differential input signal is applied with a frequency of
fsig  1/τth. Figure 3.2 shows the impact of self heating on
the output signal. The signal amplitude is decreased by about
2% through SH whereas the waveform is not affected. This
is conﬁrmed by the spectral analysis of this signal in Fig. 3.2.
The second and third harmonic of the signal are even a touch
lower in case of self heating, which can be explained by the
0 200 400 600 800 1000
0
0.5
1
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2
2.5x 10
5
gate length [nm]
R
t
h
 
[
K
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W
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technology 2 (scaled)
Fig. 6. Impact of technology scaling on Rth.
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Fig. 7. OTA output voltage with and without SH in time (a) and
spectral domain (b).
decreased amplitude of the output signal. Consequently the
impact of SH on the gain and the linearity of the ampliﬁer
is negligible here, although the current of a single transis-
tor can be decreased by nearly 10%. This is attributed to
the bias points typically chosen for ampliﬁers with moderate
bandwidths. To reach a high gm/ID ratio VGS is typically set
to values in the range of 50mV–300mV above VT leading to
quite low current densities.
Next the impact of SH on comparator circuits is shown.
A simple comparator structure with differential input stage,
MOS diode loads and common source output is used as ex-
ample. The adjacent latch is not considered here. In the sim-
ulation the differential input voltage is pulsed from a large
(positive) value to a small (positive) residual voltage Vres, see
Fig. 3.3. Without self heating, the comparator output voltage
follows the input as intended. If self heating is included, the
differential output voltage is negative for a certain period of
time. This can be explained with the history of the compara-
tor. Before the step of the input voltage, the devices provid-
ing the positive part of the differential output signal suffer
much more from self heating than the devices providing the
negative part. This situation remains for a short time after
the step to small input values near common mode, yielding
to strong thermal mismatch and a wrong comparator decision
if the latch is activated at this point of time, see Fig. 3.3. The
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Fig. 8. Comparator input and output voltage without SH (a) and
with SH (b) included.
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Fig. 9. Charge trapping equivalent circuit.
maximum residual voltage which causes wrong decisions is
depending on the input signal, the comparator gain and the
sampling time. In this scenario a Vres of 0.16mV leads to a
wrongdecisionforabout50ns. Assumingareferencevoltage
of 1V, self heating limits the performance of this compara-
tor to a resolution of 12bit or sampling frequencies below
20MHz. Thus SH is a potential issue for high speed, high
resolution AD converters.
3.3 Charge trapping – modeling and impact on analog cir-
cuits
Another -not FinFET speciﬁc- effect is charge trapping in
high-k materials. Under strong positive (in case of nFET)
gate bias charges tunnel through the dielectric barrier and oc-
cupy free states in the dielectric material. Thereby the thresh-
old voltage of the device is increased. Detrapping of charges
is possible leading to a hysteresis effect as shown in Fig. 10.
Material properties such as the dielectric itself (e.g. HfO2)
or the interface layer, temperature and bias conditions de-
termine the amount of trapped charges (Ribes et al., 2005).
Measured VT shifts reach values in the range of 100mV,
while values around 10mV are supposed to be tolerable for
digital circuits. Time constants are reported from µs up to
ms. For circuit simulations, an equivalent circuit model can
be used (Fulde et al., 2006; Tewksbury and Lee, 1994) as
shown in Fig. 9. The gate-source voltage is sensed and used
to calculate the steady-state VT shift via a voltage controlled
voltage source. This voltage is applied to a RC network
that creates an exponential time dependence and then sub-
tracted from the gate-source voltage. Similar to the self
heating effect, charge trapping causes transient variations of
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Fig. 10. Measurement and simulation of charge trapping effect.
the transistor current. Therefore the impact of charge trap-
ping on circuit behavior is comparable. The linearity and
gain of operational ampliﬁers is nearly not affected because
the input devices see only a small signal oscillation of the
gate-source voltage around the bias point. So the amount
of charge trapping is almost constant over time. However
charge trapping can cause erroneous comparator decisions as
discussed above. The maximum residual voltage Vres that is
necessary to modify the comparator decision is in the range
of the maximum steady-state VT shift. That means Vres can
be much higher than in case of self-heating, e.g. in the mV
regime. Fulde et al. (2006) shows how a dynamic VT shift
of a few mV can degrade the resolution of a 12bit SAR con-
verter.
4 Conclusions
FinFETs offer a lot of interesting device features and show
beneﬁcial analog device properties. Primarily the low output
conductance and the good matching behavior can be used to
improve the ﬁgure-of-merit of typical analog applications as
operational ampliﬁers or AD/DA converters. Nevertheless
technology optimization, e.g. SEG, is still needed to elimi-
nate parasitic effects like the high source-drain resistance or
the matching issues for very narrow ﬁns. Additionally new
effects have to be considered in the design of analog circuits.
Selfheatingandchargetrappinginﬂuencetransistorbehavior
signiﬁcantly and introduce transient variations. Simple ap-
proaches based on equivalent circuit models enable an early
assessment of the impact of such effects on circuit perfor-
mance, revealing possible limitations for high speed, high
resolution converters.
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